Ahitracf-\ novel snitchcd-capacitor circuit has been developed for interfacing: capacitive tranMlucers with digital systems. It consists of a differential integrator and a cyclic anaiog-to-digital converter (.ADO. The capacitive transducer is first charged in proportion to its capacitance. This charge is next compared with that stored on a reference capacitor and their difference is converted to a voltage by a differential integrator, llie sensitivity of this capacitance-to-voltage conversion is controlled bv the rate of the charge accumulation. A binary output i.s obtained from the resultant voltage b> analog-to>dtgital conversion.
I.
IMKODI CTION T HE development of inielligeni sensors is now one of the main concerns of control systems and automation. To provide sensors with intelligence, an interlace circuit, which converts the sensed variable into a digital number, is indispensable because linearization, compensation, and calibration arc accomplished with a microprocessor. In capacitive transducers for sensing humidity, pressure, flow, and so on, the standard method of analog-io-digital conversion is capacitance-to-frequcncy conversion llj, 12). This frequency enccxiing allows simple and robust dala transmission 13] . but high resolution cannot be expected in a solid-state sensor because its capacitance variation is small and offset bv a large fixed capacitance ¡41, 151.
Encoding the capacitance variation only into a digital number can be accomplished by a capacitance bridge followed by an ainpliticr, a detector, and an analog-io-digital convener (ADC), although its frequency encoding is also possible. It is impractical, however, to incorporate such a hybrid analog and digital signal processing system into a sensor using presently available circuits, because its implementation requires a large number of trimmed com- This paper describes a novel switched-capacitor circuit which detects the capacitance difference between a capac itive sensor and a reference capacitor and then converts it into a binar> number. Following this introductory sec tion, its configuration and principles of operation are given in Section II. An estimate of the resolution attainable when it is realized in a monolithic IC form, some experimental results, and an application are present in subsequent sec tions.
II.
CIRCUIT DESCRIPTION Fig-1(a) shows the circuit diagram of the switchedcapacitor interface. Here, C, represents a capacitive sen sor and Cr is the reference capacitor with which the ca pacitance of a sensor is to be compared. The operation of the circuit can be divided into four states, whose sequence is shown in Fig. 1(b) . In the '*reset'' state, the circuit clears the shift register and discharges all the capacitors by turning all the grounded switches and 5^ and 5|2 on. In the subsequent ''sense" state, it senses the capacitance difference AC between and C^., to produce the voltage l\) proportional to AC. After scaling the sensed voltage K> and storing the scaled voltage V, into appropriate ca pacitors in the *\scale" state, the circuit converts V, into a binar>' number in the '^conversion*' state. The detailed operation in each state will be described next.
A. Sense State
The circuit diagram for this state is shown in Fig. 2(a) . The capacitive sensor C., the reference capacitor C^, and op amp .4, form the differential integrator.Jis operation is controlled by the two phase clocks φ and φ with the nonoverlapping period t^¡. Their timing is shown in Fig. 2(b) .
When φ -I, C» is charged to the reference voltage Vr through 5i and S5, while Cr is discharged to ground. In 0018-9456/86/1200-0472$Ol.00 © 1986 IEEE i. S.8 The operation in each phase can be identified by the clock signal indicated next to the control terminal of each switch. Here, <j!)i 3 denotes φι -f Φ3. In the ψ, = I phase, the circuit discharges Cr to ground. In the next Φ2 = 1 phase, it transfers the charge stored in C, in the preceding **sense'' state into C^. Op amp Αχ then produces the volt age given by the next φ = 1 phase, the charge stored in Q is trans ferred into the feedback capacitor C|, while C, is charged to V, through 53. Since the charge C also flows through C| in the direction opposite to that due to Q, the net charge stored in Ci is (C, ~ OK^. This process is re peated m times, until op amp A^ produces the voltage Vq
where AC = Q -C^. The op amp A2 is inactive during this state.
B. Scale State
The capacitance difference AC sensed in the preceding state is referenced to Cj. Since Ci is not always defined, it should be scaled by C^. This is accomplished in scale state by the circuit shown in Fig. 3(a) . Op amp Ai now forms, in conjunction with C| and C^, the noninverting amplifier, while op amp A2 operates as a sample/hold (S/ H) circuit. Each switch involved is driven by the nonoverlapping four-phase clock, whose timing is shown in Fig.  3(b) .
This voltage is sampled and stored in C3 with the polarity indicated in the figure. In the = 1 phase, op amp Aj operates as a hold circuit and charges C2 to V, through 5Ίο, 5,5, and 5^. The charge thus stored in C2 is next trans ferred into C| in the φ^ = I phase, while op amp A2 op erates as a comparator to test the polarity of V, held in C3. If it is positive, then one is stored in the sign bit h^. Oth erwise, zero is stored in h^. The capacitors Ci, C2, and C3 store the voltages 0, V,, respectively, where 7 = C2/C1. This completes the operation in this state and the circuit is now ready for the next state.
C. Conversion State
In this state, the interface circuit converts the capaci tance difference AC scaled by into the ^7-bit binarv' number b by iterating the following arithmetic operation 110]:
where K(0) -V,. and b^ and b" are the most-significant bit (MSB) and least-significant bit (LSB) of respec tively.
The circuit diagram for executing the algorithm (3) is shown in Fig. 4(a) . Controlled by the nonoverlapping fivephase clock whose timing is shown in Fig. 4(b) , op amp C,, and C2 form the arithmetic circuit to perform the operation involved in (3), while op amp A2 operates as a S/H and comparator circuit to determine the value of according to (4). Let the voltages ην{1 -I), 0, and V(i phaw:
The hi^ld op amp A> charges Q to -1) ;hn>ugh and S<,.
O4 phase: The ^Arithmetic circuit fonr^s the nomnvening integrator. lis input is the voltage across C,. The volt age across Γ>, and thus the output of op amp .4,, then becomes Vii) given by (3). This voltage is also sampled into C3.
phase: Hönning the noninverting amplifier, the arithmetic circuit transfers the charge stored in C» in the last 04 phase back into C,. The voltages across C,, C>, and Cx are now ^ΙΊ/), 0, and Vii), respectively. Oper ating as a comparator, op amp Az tests the polarity of VH) stored into C\, to detemiinc the value of />,. This com pletes one cycle of operation. This conversion cycle is repeated η times, until the ca pacitance difference AC scaled by Cr is converted into the /i-bit number with an additional sign bit /^o* mAC/Cr = (-I)'" (^,2-^ + />22~' + · · * + h"2-").
III. RESOLUTION ESTIMATE
In this section, we estimate the resolution attainable with this interface when all of the circuit (except Q and Cr) is implemented in the MOS IC process.
Inspecting Fig. 1(a) . one can easily find that the oper ation of the interface is not affected by the offset voltages of op amps and the parasitic capacitance between each node and ground [12] , [13] . The A/D conversion process does not depend upon the capacitance ratio 7 either. Therefore the main error sources are the feedthrough of clock signals through gate-source and gate-drain capac itors of MOS switches and the finite open-loop gains of op amps. All the switches in Fig. 1(a) are, in fact, in volved in the clock feedthrough, but those switches which are connected to the invening input terminals of op amps cause the most serious effect. Let the switches and 5|2 inject the charge ö^tow^ards the inverting input terminals when they tum their states from ON to OFF. 
and Cr = C, + C» -f-Cj is the total capacitance connected to the inverting input of op amp A^ in the "sense" state. In deriving the final expression of (6), -Cr and Cj ~ 2Ci are assumed. The first term of (6) indicates that the reduction of the op-amp gain is equivalent to scaling the reference voltage I> by 1/(1 2.4"'). The second term, and hence the contribution of the clock feedthrough charge in the "sense" and "scale" states, can be measured sep arately by setting Vr = 0. Therefore the resolution defined as the ratio between C, and the minimum detectable ca pacitance difference is limited by the accuracy in the A/D conversion.
Taking the finite open-loop gain A and the feedthrough charge Q, into account, one can derive the following it erative equation for the conversion algorithm executed in the "conversion" state:
where a prime denotes the erroneous quantity. It is noted in (8) that the scaled reference voltage is included explicidy to compensate for the reduction in gain in the '*sense*' and **scale'' states. Executing (8) η times, the ADC pro duces, to a first order, the error voltage
where AV^ and AVf are the error voltages caused by the finite gain A and the feedthrough charge Qj, respectively. When V{0) = K" and hence all ¿?/s assume 0, the error voltage Δ1^ becomes maximum:
For the A/D conversion to be accurate down to its LSB, this error voltage should be less than V^. Assume .4 = 80 dB and the signal-to-noise charge ratio C, V^/Qf -2 x 10^, which is obtainable with presently available MOS technologies if the clock feedthrough cancellation scheme is accommodated [12] . Then, the accuracy of the A/D conversion is estimated to be I 1 bits.
The minimum detectable capacitance difference is then given by
The resolution can be increased by increasing w, but it increases the relative error in in tum. Expanding (6) into the Taylor series, one can find that the relative error in V, is given by (m -l)J2A. To keep this error within 1/2 LSB of 11 bits, m should be smMller than 6. Thus the resolution obtainable by realizing this interface in an IC form is estimated to be 13-14 bits.
IV. EXPERIMENTAL RESULTS AND APPLICATION
Based on the scheme shown in Fig. 1(a) , a prototype interface was built using discrete components. The op amps and switches used were LF356 and CD4066, re spectively. The capacitors Cj, C^, and C3 were chosen to be 2.2 nF. The reference voltage was set to 2 V. To confirm the principles of operation, a variable capacitor 513 ± 30 pF was used for C, and its capacitance change was measured with reference to C;, = 513 pF. Instead of measuring the contribution of the clock feedthrough to V, separately, the clock-feedthrough compensation scheme in Fig. 5 was incorporated to minimize it. No technique, however, was adopted to cancel the clock feedthrough in the 'conversion'' state. in the **sense'' state can be seen in the left part increasing with the charge accumulation. After being amplified by C^/Cr -4.29 in the "scale" state, the sensed voltage is subjected to the A/D conversion. The voltage V{\) pro duced in the '^conversion" state can be seen from the cen ter to the right. The polarity of F(/) is reflected on the bit pattern shown in the lower trace. Each bit is identified in the figure. The first bit = I indicates C, > C,. The binary number (1001010)^ obtained differs by I LSB from that calculated using the capacitance measured by a com mercially available four-terminal-pair bridge. This diflerence was attributed to the clock feedthrough in the "con version" state.
The output codes obtained by varying C, are plotted in Fig. 7 with the accumulation frequency m as a parameter. Here, 1 LSB for m = 10 corresponds to AC = 0.4 pF and that for m = 3 to AC = 1.33 pF. The results arc in good agreement with those predicted by the capacitance difference measured by the four-tenninal-pair bridge, al though the error due to the clock feedthrough amounts to a 1 LSB form = 10 at AC = 30 pF. In an IC realization, this error will be greatly reduced by accommodating the clock feedthrough cancellation scheme.
This prototype interi'ace was applied to the signal pro cessing of the humidity sensor made of a thin cellulose acetate film deposited on a glass substrate. The sensor can be represented electrically by a parallel circuit of the ca pacitor and the resistor R^,. Their values measured at 40°C at 100 kHz by the commercial bridge are listed in Table I . The reference capacitor = 555 pF was used for cancelling the onset capacitance of the sensor. The accumulation frequency m and the binary digit η were set to 10 and 9, respectively. The binary value in hex code versus relative humidity is ploUed in Fig. 8 . The solid line 10 -'J bO 6 C / Ό 80 SC lip Κ Outpul hc\ <i\\c xcfNUs rclalnc humidit\ oblamed uvinc a thinv.ellulvi>c acciaic tüva humiüit> sensor. 
SHOWS THE VALUE CALCULATED USING THE CAPACITANCE LISTED IN TABIC I. BOTH ARE AGAIN IN GOOD AGREEMENT, WHICH INDI CATES THAT A SMALL CAPACITANCE CHANGE CAN BE DETECTED AC CURATELY IN SPITE OF THE LARGE OTTSCT CAPACITANCE. T H E LIN EARIZATION CAN B E EASILY ACCOMPLISHED BY MEANS OF ROM.

V. CONCLTSIONS A SWITCHED-CAPACITOR CIRCUIT FOR INTERFACING
